|
|
;**** **** **** **** ****;; BLHeli program for controlling brushless motors in helicopters;; Copyright 2011, 2012 Steffen Skaug; This program is distributed under the terms of the GNU General Public License;; This file is part of BLHeli.;; BLHeli is free software: you can redistribute it and/or modify; it under the terms of the GNU General Public License as published by; the Free Software Foundation, either version 3 of the License, or; (at your option) any later version.;; BLHeli is distributed in the hope that it will be useful,; but WITHOUT ANY WARRANTY; without even the implied warranty of; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the; GNU General Public License for more details.;; You should have received a copy of the GNU General Public License; along with BLHeli. If not, see <http://www.gnu.org/licenses/>.
;;**** **** **** **** ****
;*********************; Device Atmega48V;*********************.include "m48def.inc"
;**** **** **** **** ****; Fuses must be set to internal calibrated oscillator = 8Mhz;**** **** **** **** ****
;**** **** **** **** ****; Constant definitions;**** **** **** **** ****.equ ADC_LIMIT_L = 254 ; Power supply measurement ADC value for which main motor power is limited (low byte).equ ADC_LIMIT_H = 0 ; Power supply measurement ADC value for which main motor power is limited (2 MSBs)
;*********************; PORT D definitions *;********************* .equ Mux_A = 7 ;i Phase A input.equ Comp_Com = 6 ;i Comparator common input (AIN0);.equ = 5 ;.equ = 4 .equ ApFET = 3 ;o.equ Rcp_In = 2 ;i RC pulse input.equ BpFET = 1 ;o.equ CpFET = 0 ;o
.equ INIT_PD = 0.equ DIR_PD = (1<<ApFET)+(1<<BpFET)+(1<<CpFET)
.MACRO Read_Rcp_Int in @0, PIND sbrc Flags2, PGM_RCP_PWM_POL ; Is pwm polarity negative? com @0 ; Yes - invert.ENDMACRO.MACRO Read_Rcp_Icp_Int in @0, PINB sbrc Flags2, PGM_RCP_PWM_POL ; Is pwm polarity negative? com @0 ; Yes - invert.ENDMACRO
.MACRO Rcp_Int_Enable ldi @0, (1<<INT0) ; Enable ext0int out EIMSK, @0.ENDMACRO.MACRO Rcp_Int_Disable ldi @0, 0 ; Disable ext0int out EIMSK, @0.ENDMACRO.MACRO Rcp_Int_First sbrs Flags2, PGM_RCP_PWM_POL ; Is pwm polarity positive? ldi @0, (1<<ISC01)+(1<<ISC00) ; Yes - set next int0 to rising sbrc Flags2, PGM_RCP_PWM_POL ; Is pwm polarity negative? ldi @0, (1<<ISC01) ; Yes - set next int0 to falling sts EICRA, @0 .ENDMACRO.MACRO Rcp_Int_Second sbrs Flags2, PGM_RCP_PWM_POL ; Is pwm polarity positive? ldi @0, (1<<ISC01) ; Yes - set next int0 to falling sbrc Flags2, PGM_RCP_PWM_POL ; Is pwm polarity negative? ldi @0, (1<<ISC01)+(1<<ISC00) ; Yes - set next int0 to rising sts EICRA, @0 .ENDMACRO.MACRO Clear_Int_Flag clr @0 sbr @0, (1<<INTF0) ; Clear ext0int flag out EIFR, @0 .ENDMACRO
.MACRO ApFET_on sbi PORTD,3.ENDMACRO.MACRO ApFET_off cbi PORTD,3.ENDMACRO.MACRO BpFET_on sbi PORTD,1.ENDMACRO.MACRO BpFET_off cbi PORTD,1.ENDMACRO.MACRO CpFET_on sbi PORTD,0.ENDMACRO.MACRO CpFET_off cbi PORTD,0.ENDMACRO.MACRO All_pFETs_Off in @0, PORTD cbr @0, (1<<ApFET)+(1<<BpFET)+(1<<CpFET) out PORTD, @0.ENDMACRO.MACRO All_pFETs_On in @0, PORTD sbr @0, (1<<ApFET)+(1<<BpFET)+(1<<CpFET) out PORTD, @0.ENDMACRO
;*********************; PORT C definitions *;*********************;.equ = 7 ; ADC7;.equ = 6 ; ADC6;.equ = 5 ; ADC5;.equ = 4 ; ADC4.equ Mux_B = 3 ; Phase B input.equ Mux_C = 2 ; Phase C input;.equ = 1 ; ADC1;.equ = 0 ; ADC0
.equ INIT_PC = 0.equ DIR_PC = 0
.MACRO Comp_Init lds @0, ADCSRA ; Disable ADC cbr @0, (1<<ADEN) sts ADCSRA, @0 lds @0, ADCSRB ; Set Analog Comparator Multiplexer Enable sbr @0, (1<<ACME) sts ADCSRB, @0.ENDMACRO.MACRO Set_Comp_Phase_A lds @0, ADCSRB ; Set Analog Comparator Multiplexer Disable cbr @0, (1<<ACME) sts ADCSRB, @0.ENDMACRO.MACRO Set_Comp_Phase_B lds @0, ADCSRB ; Set Analog Comparator Multiplexer Enable sbr @0, (1<<ACME) sts ADCSRB, @0 ldi @0, Mux_B ; Set comparator multiplexer to phase B sts ADMUX, @0.ENDMACRO.MACRO Set_Comp_Phase_C lds @0, ADCSRB ; Set Analog Comparator Multiplexer Enable sbr @0, (1<<ACME) sts ADCSRB, @0 ldi @0, Mux_C ; Set comparator multiplexer to phase C sts ADMUX, @0.ENDMACRO.MACRO Read_Comp_Out in @0, ACSR ; Read comparator output.ENDMACRO
;*********************; PORT B definitions *;*********************;.equ = 7;.equ = 6;.equ = 5 (sck stk200 interface) .equ DebugPin = 4 ;(miso stk200 interface);.equ = 3 (mosi stk200 interface) .equ CnFET = 2 ;o.equ BnFET = 1 ;o.equ AnFET = 0 ;o
.equ INIT_PB = 0.equ DIR_PB = (1<<AnFET)+(1<<BnFET)+(1<<CnFET)+(1<<DebugPin)
.MACRO AnFET_on sbi PORTB,0.ENDMACRO.MACRO AnFET_off cbi PORTB,0.ENDMACRO.MACRO BnFET_on sbi PORTB,1.ENDMACRO.MACRO BnFET_off cbi PORTB,1.ENDMACRO.MACRO CnFET_on sbi PORTB,2.ENDMACRO.MACRO CnFET_off cbi PORTB,2.ENDMACRO.MACRO All_nFETs_Off in @0, PORTB cbr @0, (1<<AnFET)+(1<<BnFET)+(1<<CnFET) out PORTB, @0.ENDMACRO
;**********************; MCU specific macros *;**********************.MACRO Disable_Watchdog cli ; Disable interrupts wdr ; Reset watchdog timer in @0, MCUSR ; Clear WDRF in MCUSR andi @0, (0xff & (0<<WDRF)) out MCUSR, @0 lds @0, WDTCSR ; Write logical one to WDCE and WDE ori @0, (1<<WDCE) | (1<<WDE) sts WDTCSR, @0 ldi @0, (0<<WDE) ; Turn off WDT sts WDTCSR, @0.ENDMACRO.MACRO Enable_Watchdog ldi @0, (1<<WDE) ; Turn on WDT sts WDTCSR, @0.ENDMACRO
.MACRO Initialize_MCU ldi @0, (1<<CLKPCE) ; Set clock prescaler change enable sts CLKPR, @0 ldi @0, 0 ; Change clock prescaler (to divide by 1) sts CLKPR, @0.ENDMACRO
.MACRO Interrupt_Table_Definition rjmp reset rjmp ext_int0 ; ext_int0 nop ; ext_int1 nop ; pci0_int nop ; pci1_int nop ; pci2_int nop ; wdt_int nop ; t2oca_int nop ; t2ocb_int rjmp t2ovfl_int; t2ovfl_int rjmp icp1_int ; icp1_int rjmp t1oca_int ; t1oca_int nop ; t1ocb_int rjmp t1ovfl_int; t1ovfl_int nop ; t0oca_int nop ; t0ocb_int rjmp t0ovfl_int; t0ovfl_int nop ; spi_int nop ; urxc nop ; udre nop ; utxc; nop ; adc_int; nop ; eep_int; nop ; aci_int; nop ; wire2_int; nop ; spmc_int.ENDMACRO
.MACRO Initialize_Interrupts ldi Temp1, (1<<TOIE0) out TIFR0, Temp1 ; Clear interrupts sts TIMSK0, Temp1 ; Enable interrupts ldi Temp1, (1<<TOIE1)+(1<<OCIE1A) out TIFR1, Temp1 ; Clear interrupts sts TIMSK1, Temp1 ; Enable interrupts ldi Temp1, (1<<TOIE2) out TIFR2, Temp1 ; Clear interrupts sts TIMSK2, Temp1 ; Enable interrupts.ENDMACRO
.MACRO Initialize_Adc lds Temp1, ADCSRA ; Set ADCSRA register (1MHz clock) sbr Temp1, (1<<ADPS1) sbr Temp1, (1<<ADPS0) sts ADCSRA, Temp1.ENDMACRO.MACRO Start_Adc ldi Temp1, (1<<REFS1)+(1<<REFS0)+(1<<MUX2)+(1<<MUX1)+(1<<MUX0) sts ADMUX, Temp1 ; Set ADMUX register (1.1V reference, left adj result, input 7) lds @0, ADCSRA sbr @0, (1<<ADEN) ; Enable ADC sbr @0, (1<<ADSC) ; Start ADC conversion sts ADCSRA, @0.ENDMACRO.MACRO Get_Adc_Status lds @0, ADCSRA .ENDMACRO.MACRO Read_Adc_Result lds @0, ADCL lds @1, ADCH .ENDMACRO.MACRO Stop_Adc lds @0, ADCSRA cbr @0, (1<<ADEN) ; Disable ADC sts ADCSRA, @0.ENDMACRO
.MACRO Set_Timer0_CS0 out TCCR0B, @0.ENDMACRO.MACRO Set_Timer1_CS1 sts TCCR1B, @0.ENDMACRO.MACRO Set_Timer2_CS2 sts TCCR2B, @0.ENDMACRO
.MACRO Read_TCNT1L lds @0, TCNT1L.ENDMACRO.MACRO Read_TCNT1H lds @0, TCNT1H.ENDMACRO.MACRO Read_ICR1L lds @0, ICR1L.ENDMACRO.MACRO Read_ICR1H lds @0, ICR1H.ENDMACRO.MACRO Set_OCR1AL sts OCR1AL, @0.ENDMACRO.MACRO Set_OCR1AH sts OCR1AH, @0.ENDMACRO
.MACRO Set_TCNT2 sts TCNT2, @0.ENDMACRO
.MACRO Check_Eeprom_Ready sbic EECR, EEPE.ENDMACRO.MACRO Set_Eeprom_Address out EEARL, @0.ENDMACRO.MACRO Start_Eeprom_Write sbi EECR, EEMPE sbi EECR, EEPE.ENDMACRO
|
